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ABSTRACT 
Reseatchers working in the gelleral area of water resources fre-
quently have neec;I for precipitation data. )Jnfortunately, the cost of 
commercially available recording rain gages is often greater than $1,000 
per unit .. This report d~scribes a microprocessor-controlled -remote 
recording ra;i.n gage which is capable of unattended operati,on for periods 
of greater than a month that costs less than $400 in single quantities. 
The laboratory prototype uses a tipping bucket to collect precipitation 
in 0.01-inch increments. The time of the bucket tip is stored, using 
ijn offset binary format, in solid-state memory. A complete description 
of the gage hardware is presented.along with an outline of the software 
used. 
Many improvements to the, basic gage design will be possible in the 
near future as low-power CMOS microprocessors with advanced architec-
tures and high-density magnetic bµbble memory become readily available. 
A reliable and capt-effective gage is suggested to include a tipping 
bucket, a CMOS time base, 4 CJ.!OS version of an 8748-like or 6802-like 
microprocessor, and a 256 kilobit magnetic-bubble memory. 
Descriptors: *Gages, instrumentation, precipitation gages, *rain gages 
Identifiers: t-ficroprocessors, remote sensing 
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INTRODUCTION 
1.1 Introductory Remarks 
Much of the research in the general area of water resources 
requires as a principal data input that of precipitation rate or 
amount. Studies requiring dense rain gage networks are oftentimes 
compromised as a result of the prohibitive cost of commercially avail-
able recording gages. At the same time, manually read post gages are 
unsuitable since they would require frequent reading and, additionally, 
they will not provide precipitation rate data. 
The solution is to make available a reliable, inexpensive record-
ing rain gage. The present effort is not the first. An inexpensive 
recording gage has been described recently by D. R. llummels and D. II. 
Lenhert in their report titled "The Design of an Inexpensive Rain Gage 
with Both Amount and Rate Capabilities," OWRT Project No. A-073-KAN, 
Agreement No. 14-34-0001-6017. 
There seem to be three problems associated with the above-
mentioned rain gage. They are listed in the following with mention 
made of solutions: 
(i) Problem: Low mechanical reliability of the tape transport 
under field conditions. The solution is to replace the 
magnetic tape storage system with some sort of solid-state 
memory. 
(ii) Problem: Relatively high probability of error of data 
output. Part of this problem is caused by the tape trans-
port. However, if the solid-state memory proves incapable 
of lowering the error rate to an acceptable level, a suit-
able error detection and correction scheme must be employed. 
(iii) Problem: Relatively high power consumption of the clock 
circuit. A low-power complementary symmetry metal-oxide-
semiconductor (CMOS) clock circuit can be employed to over-
come this problem. 
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Hununels' and Lenhert' s work, and the problems that they encountered, 
ivere given consideration as the present work was begun. 
1.2 Design Goals 
were: 
The d,>sign goals for the recording rain gage described herein 
1. Low cost. A design goal of $150 per gage in quantity was 
established. 
2. Flexible output, Capability of providing precipitation rate 
and total precipitation amount was to be provided. 
3. High reliability. Appropriate error detection and correction 
schemes were researched for possible implementation in con-
junction with the data storage and retrieval. 
4. Computer-compatible output. The for1fl of the output was to be 
such that interfacing with a miCrocompute~ or minicomputer is 
facilitated. 
5. Capability of long-term unattended operation. The gage was 
to be capable of operating unattended for periods of at least 
a month. 
6. Accuracy comparable to that of commercially available record-
ing rain gages. 
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THE RECORDING RAIN GAGE DESIGN--SOME ALTERNATIVES AND DECISIONS 
This chapter describes the basic rain gage design, listing alter-
native approaches to the design, decisions made, and reasons for taking 
a particular approach. 
2.1 The Collection Mechanism 
A very important aspect of the work of Hummels and Lenhert [1] is 
their evaluation of different liquid collection mechanisms. The five 
mechanisms considered were (1) · a fluidic "UJT" (unijunction transistor), 
(2) a level detector, (3) a ballcock assembly; (4) a drip counter, and 
(5) a tipping bucket. The tipping bucket was determined to be the most 
nearly ideal of the five, and was thus utilized in this design. 
An inexpensive plastic tipping bucket is available from Rainwise, 
Inc., and is distributed through Edmund Scientific Company. Laboratory 
tests showed that the bucket can be adjusted to tip when filled to a 
volume corresponding to 0.0100 inches of rainfall gathered over an 
8-inch aperture. The variance of the volume corresponds to 0.00008 
inches of precipitation gathered over an 8-inch aperture. 
2.2 The Collection Sensor 
Included with the Rainwise, Inc. tipping bucket are a magnet and 
a sealed magnetic reed switch used to sense the tipping of the bucket. 
Solid-state Hall-effect devices are readily available and were thought 
initially to be an alternative to the magnetic reed switch. The de-
vices investigated include: 
1. Texas Instruments Type TL170C silicon Hall-effect switch [2] 
2. Sprague UGN-3020T Hall-effect digital switch [3] 
3. Micro Switch series 103SR and series 400SR Hall sensors [4] 
These sensors work well in conjunction with the tipping bucket magnet, 
but all suffer in this application from a common fault--high current 
consumption from the power source. Current consumption ranges from 
3 
6 mA to 10 mA. Thus, the Hall-effect device itself would consume more 
power than the rest of the rain gage components combined. 
It was this consideration of low power consumption that forced the 
use of the m~gnetic reed switch supplied with the tipping bucket. 
2.3 The Clock 
A CMOS clock circuit was proposed to eliminate the problem of high 
power consUl11ption of the clock. Two alternatives were available: (1) 
a large-scale integration (LSI) clock integrated circuit could be used; 
or (2) a clock circuit could be constructed from medium-scale integra-
tion (MSI) logic. The type of clock circuit used depended heavily upon 
the method of encoding data to be stored within the gage I s memory. The 
following desr;ription of the coding scheme employed demonstrates the 
neecl to build the clock circuit out of MSI; CMOS LSI clocks were too 
special-purpose to be adapted easily for use with the coding scheme 
employed by this gage. 
2.4 The Coding Scheme 
To provide data in a form such that precipitation rat.e and amount 
are available requires the exact time of the tipping of the bucket to 
be stored. In this manner one w.ould know the times at which 0.01-inch 
increments of precipitation were collected. 
Table 2.1 below summarizes the number of bits required to store 
times using different coding systems. 
TABLE 2.1 
CODING SCHEMES AND THEIR MEMORY REQUIREMENTS 
Coding Sys tern 
Binary coded 
decimal (BCD) 
Binary 
I r· 
... _ .... 
Form in Which Time is Stored 
month, day, hour, minute 
day, hour, minute, second 
month, day, hour, minute, second 
day, hour, minute 
month, day, hour, minute 
day, hour, minute, second 
month, day, hour, minute, second 
day, hour, minute 
4 
Number of 
Bits Required 
32 bits 
32 
40 
24 
20 
22 
25 
16 
From the table it is evident that a binary scheme is much more effi-
cient in terms of the amount of storage required than is a BCD scheme. 
Since the memory is th'i' most expensive subsystem within the gage, effi-
ciency in coding is very desirable. 
A pertinent question is: how precisely does time need to be 
measured? There is the possibility of heavy rainfall; thus, one might 
elect to record time to the nearest second. However, generally, it 
would be sufficient to record time to the nearest minute. The scheme 
used in the prototype gage is to record time to the nearest minute 
using a binary offset format. Three eight-bit bytes are used for each 
codeword, although only two bytes would seem necessary. The extra 
eight bits are both used for flags and reserved for error detection and 
correction. 
Now, s:i,nce "when it rains, it pours," it would seem reasonable to 
have an "absolute" time code~ord and an "incremental" time codeword. 
I.e., the contrQller compares the time of the present bucket tip with 
that of the previous bucket tip, If the change in time is "small 
enough" a one-byte codeword is used to record the increment; if too 
much time has elapsed, a new 3-byte "absolute" codeword is used .. 
The codewords, then, would look like 
and 
flag 
'x 
-- -·--· ___ [._ 
byte 1 
(time) 
flag 
Ix 
_J __ 
byte 1 
(increment of time) 
byte 2 
(time) 
flag 
jx_ 
flag 
--- ---- --- Jx_ 
byte 3 
(time, error) 
absolute 
increment 
Thus, for C, the count at the present bucket tip, and for C, the last P n 
count stored in absolute form, 
if C - C ~ 127 (7 bits), then store increment of C · p n n' 
> 127, store present count as 3-byte word. 
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This scheme would save memory required to store data on heavy rains, 
and would be less error-prone than if increments were always stored, 
2.5 The Memory 
The most salient feature of the rain gage design described herein 
is the incorpo,ation of a solid-state memory, This approach to data 
storage within the gage eliminates the problem of unreliable operation 
of tape transports subjected to the field environment, Three types of 
memory which were investigated are: 
1, Magnetic bubble me,mory (MBM), Texas Instruments, Inc. in 1976 
announced the availability of a 92,304-bit MBM [5] to sell for 
$200 in s:j.ngle quantities [6]. Projected cost for the HBM as 
it went into production was $37 to $46, and 1979 projected 
cost was 0.005 cent/bit at that time, This type of memory is 
well-suited for mass storage of the type needed by the rain 
gage, It has a reasonable data transfer rate of approximately 
100 kilobits per second and is nonvolatile, Hence, power 
needs to be applied only when data are being stored or read, 
Projections were not met, however, during this project period. 
The MBM and its ·interface circuitry, indeed, tvere not even 
available. Thus, magnetic bubbles had to be abandoned as a 
possible memory system at that point, 
2. Charge coupled device (CCD) memory, CCDs were to be available 
in sample quantities from both Fairchild and Texas Instruments 
by the beginning of 1977. The unit price for Texas Instruments' 
65,536-bit memory at that time was $195, comparable to that of 
the 92 kbit l.ffiM. Projected 1978 selling price was $13 per 
package, less than 0.02 cent/bit [7], The CCD is a volatile 
memory and thus requires continuous power. This type of 
memory, however, requires less drive electronics than the 
magnetic bubble memory, which is a cost advantage. Power con-
sumption is minimal, although three different supply voltages 
are required for the TI unit, 
The CCD was declined as a possible memory for the rain 
gage, as in the case of the MBM, because of lack of device 
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availability during the early phases of this project, The 
initial 11 choice" against CCDs has proven to have been wise; 
both Fairchild and TI have reportedly abandoned production of 
the 65K CCDs with the advent of the 65K semiconductor random-
access memory (RAM), 
3, CMOS static RAM, CMOS RAM is also a volatile type of storage, 
but has extreme+Y low power dissipation. This type of memory 
requires no drive electronics, and CMOS technology is the most 
advanced of the three technologies. The cost of CMOS RAM is, 
however, higher than that of CCDs or MBMs. RCA and Intersil 
are two major manufacturers of CMOS RAM, and although Intersil 
has had yield problems, their price per bit is less than half 
that of RCA's. 
Availability being the principal criterion for the choice made, 
CMOS random-access memory was decided upori for use in the prototype 
system, 
2,6 Error Detection and Correction 
The realization of a low probability of error in data transmission, 
be it ·transmis.sion to memory or to an interrogating device, oftentimes 
requires some redundancy to be built into the data, This redundancy 
can be in a form as simple as a parity-check code, or can be in a more 
sophisticated form, such as a convolutional code, The goal is to 
choose a method of error correction that gives a sufficiently low 
probability of error while keeping the amount of redundancy to a mini-
mum, since memory requirements increase with increased redundancy. 
Error detection/correction schemes considered were: 
1, Inclusion of a simple parity-check bit with each codeword. 
2, Use of a Hamming code for single-bit correction. 
3, Encoding of data by convolutional codes and subsequent decod-
ing by feedback, sequential, or Viterbi method, 
The probability of a bit error P[E] occurring within a MBM or a 
CCD is higher than the P[E] in a static RAM. Thus, if MBM or CCD were 
chosen for the memory system, some type of error correction would be 
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warranted. No correction scheme was included in the initial gage 
design, however, since. static RAM was used. 
With the availability of five extra bits in the three-byte code-
word, either a single-bit parity check or a five-bit Hamming single-bit 
correction code could be used. The use of a convolutional code would 
make memory cost prohibitive since a 33% to 100% increase in wordlength 
would be required for effective detection and correction of errors. 
2.7 The Controller 
The controller has a five-fold duty. The tasks that it must 
accomplish include: 
1. Interrogating the clock and decoding its output each time the 
tipping bucket empties. 
2. Encoding the clock output, using an error correction scheme if 
necessary, in preparation for storage of the data. 
3. Accessing memory and storing each word of data. 
4. Sensing and recording conditions indicative of problems such 
as that of all available memory being filled. 
5, Acting as interface between the gage memory and the external 
device used to interrogate the memory. 
Two basic approaches toward controller design were possible, A 
CMOS MSI controller could have been built since CMOS RAM, which re-
quires only simple control signals, was decided upon for use in the 
prototype, The alternative approach was to utilize a CMOS microproces-
sor as the controller. A microprocessor-bpsed controller can be made 
to be far more versatile than a HSI logic system of the same price, 
· A microprocessor-based controller was chosen for its versatility. 
The two CMOS microprocessors available during this project period were 
Intersil's IM6100 and RCA's CDP1802. The 6100 is a 12-bit processor 
which emulates Digital Equipment Corporation's PDP-8, while the 1802 is 
an 8-bit processor. Both processors have somewhat primitive instruc-
tion sets. However, the 1802 has sixteen 16-bit registers on the chip, 
and its 8-bit wordlength allows the 3-byte/1-byte coding scheme men-
tioned before to be used effectively. For these reasons the 1802 was 
chosen over the 6100 for use in the controller, 
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2,8 An Overall View 
A block diagram of the r~cording rain gage is depicted in Figure 
2.1, The next ch~pter gives cthe details of the design of gage hardware 
and an outline of the software, 
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0 
SENSOR 
TIPPING BUCKET 
ELECTRONIC 
CLOCK 
MICROPROCESSOR-
BASED 
CONTROLLER 
GAGE/INTERROGATOR 
INTERFACE 
MEMORY DATA AND 
CONTROL BUS 
Figure 2.1. Block diagram of the recording rain gage. 
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DESIGN DETAILS 
3.1 Partitioning and Other Preliminaries 
The rain gage hardware can be partitioned physically into three 
blocks: (1) central processing unit (CPU) and control; (2) clock and 
interface; and (3) random-access memory. Figure 3.1 depicts the parti-
tioning and lists the integrated circuits (!Cs) contained on each 
board. 
To ease interboard wiring, a bus structure was decided upon which 
could carry most of the pertinent signals. The bus system is such that 
a standard 0.156 in. ctr,, 22-pin dual-readout edge connector could be 
used to socket the printed-circuit (PC) boards. This bus system, cen-
tered around the 1802 microprocessor (µP), is outlined in Table 3.1. 
All of the bus signals except SIR and CSl are associated directly with 
the 1802 processor. Hence, if a different processor were chosen, an 
entirely different bus system would need to be defined. The point is, 
however, that a bus-oriented approach should be taken to aid the pro-
duction of the gage in quantity. 
A memory map should also be defined at the outset. The rain gage 
control program needs to reside in a nonvolatile read-only memory 
(ROM), while scratchpad memory and storage allocated to data is pro-
vided by RAM. As mentioned earlier, CMOS RAM was chosen for data 
storage because it was the only low-power memory actually available 
during the project period. The memory map and hardware partitioning 
thus should be such that a minimal amount of hardware redesign is 
necessary as a changeover is made from CMOS RAM to MB!f for data stor-
age. It is this thought which led to the inclusion of one page (256 
bytes) of RAM on the CPU board for scratchpad storage only; the remain-
ing RAH is placed on separate memory boards and is dedicated to the 
storage of precipitation data. 
The memory map in Table 3,2 describes the allocation of memory 
apace. Note that only the lower 32 Kilobytes (K) of memory are listed 
in the map. That amount of memory is more than adequate for storage 
11 
( 
CPU and Control Board 
l - 1802 CPU 
l - 1852 high-address latch 
l - 4081 quad AND gate } 
2 - 4027 dual JK flip-flop 
2 - 6604 PROM 
2 - 6561 scratchpad RAM 
strobe 
generator 
l - 4556 PROM/RAM address decoder 
1 - 4025 triple NOR gate 
Clock and Interface Board 
l - 4521 counter 
} time-base 2 - 4040 counter counter 
3 - 1852 input ports 
1 - 4013 dual D flip-flop 
l - 4081 quad AND gate 
lK RAM Board 
8 - 6561 RAM 
l - 4556 address decoder 
Figure 3.1. Partitioning of rain gage hardware. 
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TABLE 3.1 
BUS SYSTEM FOR THE 1802-BASED RAIN GAGE 
!'..lli PIN 
1 EFl A VDD ] power 2 EF2 
external B vcc 
3 EF3 flags c N0 
4 EF4 D Nl ]'°" decoding 5 TPA E N2 
6 TPB F D0 
7 STR H Dl 
8 ~ J 02 
9 MWR 
control K D3 
10 CSl L D4 data bus 
11 INT M D5 
12 CLEAR N D6 
13 .CLOCK OUT p D7 
14 Q R A0 
15 Al s A2 
l6 A3 T A4 
l7 AS u A6 
address 
l8 A7 address v AS bus 
19 A9 bu,; w Al0 
20 All x Al2 
2l Al3 y Al4 
22 Al5 z vss (GND) 
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of the gage control program and precipitation data. The RCA CDP18S020 
evaluation board relies upon a utility ROM located at starting address 
8000H, another reason for restricting gage memory to the lower 32K. 
TABLE 3,2 
MEMORY !lAP 
Type of 
Memory Use No. of Words Addressable (Hex) 
Physical 
Location 
PROM control program 
RAM scratchpad 
RAM data storage 
3.2 The CPU and Control Board 
512 
256 
2K up 
0000-01FF 
2000-20FF 
4000-47FF 
CPU board 
CPU board 
RAM board 
The CPU and Control Board contains many functions, As well as 
holding the 1802 µP, the board accommodates a high-address latch, a 
strobe generator, lK of CMOS PROM, an address decoder for the PROM, and 
256 bytes of scratchpad RAM, as well as a 2.097152 Miiz clock. 
Figure 3.2 depicts the microprocessor and oscillator, The resis-
tor R should have a value of lM to 22M. RCA recommends a value of 
between lOM and 22M, but experience has shown that some 1802s will not 
start up properly when used with the higher values of R. The author 
has found values of as low as lM to be necessary in some instances. 
Due to the limited number of pins on the 1802, the memory address 
is multiplexed, the high-order address appearing on the bus early in 
the machine cycle and the low-order address replacing it for the re-
mainder of the machine cycle. Thus, to address more than one page of 
memory, one must latch the high-order address. The CDP1852D 8-bit 
Input/Output Port can be used as a high-address latch. The MODE line 
is tied to v55 , which makes the 1852 act as an input port, The TPA 
signal is used to clock the latch, since it occurs during the portion 
of the cycle when the higher-order address is present on the address 
bus, Latching occurs on the high-to-low transition of TPA, The CLEAR 
line is connected to the system CLEAR, Thus, upon reset, all zeroes 
14 
20 pF :C 
2.097152 MHz 
..-------101----. 
R (see text) 
CLEAR 1 CLOCK voo t-4_0-;--v;o IC9 
voo --=2~ WAiT xm r3"'"9_._ ___ -,_'-_,,. 
aTAR 3 38 
>-...L...----""-i CLEAR DMA IN t------r--v
00 (12) 
Q (14) CJ----.:!4-l Q OMA OUT 37 SOOK 
CLOCK 
OUT 
(13) 
N.C. 5 SCI INT i,:3:..:6--------J.-C INT (11) 
N. C. 6 sea HwR i-=3::::5-------.---c:::::>RWR (9 > 
MRD Cl-.1,_ ___ 7:.._,i MRD TP A 34 TP A ( 5) 
<8> I 
07 (P) 1-----8-t BUS 7 TPB 33 TPB (6) 
D6 (N) .1-------=9:....i BUS 6 MA7 i---32 - MA7 l l MWR TPA 
DS (M) CJ-----"1'-"0-l BUS 5 MA6 t-=3=1-- MA6 
., 
D4 (L) ll BUS 4 MAS t-=3=0-- MAS ,5 
D3 (K) 12 BUS 3 MA4 1-2-9-- MA4 gi 
02 (J) 13 BUS 2 MA3 t-2-8-- MA3 ~ 
Dl (H) 14 BUS 1 l!A2 1-2.c...7-- MA2 "g 
DO (F) IS BUS O MAI 1-2-6-- lM 
16 
vcc vcc 
N2 (E) 17 N2 
MAO i-=2-"-5 - MAO 
ffi t-=2~4-----1.-;......;__.:_-<.::J EFl (1) 
Nl (D) 18 Nl EF2 23 EF2 (2) 
NO (C) CJ----""19c-i NO EF3 22 EF3 (3) 
vss 20 v ffi 2l EF4 (4) 
(Z) I Cl CDP1802D 
VDD D 1 1 VDD 
(A) 100 + O l 
/101 I . 
vss • ::c • vss 
vcc (B) D--1.----• vcc 
I 0.1 
vss'"·--~~--· vss 
Note: D denotes edgecard connection 
Figure 3.2. Schematic of the microprocessor and the oscillator. 
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are present at the output of the port, forcing the system to point 
toward page 0 in memory. Figure 3.3 depicts the high-address latching 
circuit. 
The only CMOS PROM available at the time of this writing is the 
Intersil IM6604 512 x 8 UV-erasable PROM. The control signals unfor-
tunately are not compatible with those supplied by the RCA 1802 CPU. 
Additionally, the Intersil IM6561 256 x 4 RAMs are favorable candidates 
for scratchpad and data storage. These RAMs are available in 18-pin 
dual inline packages and cost less than half that of the RCA CDP1822SD 
256 x 4 RAM, which are contained in 22-pin packages. Thus, the use of 
the Intersil RAM·saves both board space and considerable money. 
The choice to use the Intersil PROM and RAM requires the inclusion 
of strobe generation circuitry to allow these memories to work with the 
RCA 1802. Figure 3.4 depicts the strobe generation circuitry, which 
consists of two 4027 flip-flop packages and one 4081 AND-gate package. 
The strobe signal STR is the H signal from the H flip-flop, which is 
part of a seven-state counter. The counter is reset to state 100 asyn-
chronously by the TPA signal. It is then clocked by the CLOCK OUT 
signal through the sequence 100, 000, 001, 011, 111, 101, 110. The 
counter then remains in state 110 until the occurrence of the next TPA 
pulse. Figure 3.5 shows the relationship of STR to the clock and TPA 
signals. 
Since the output of the 1116561 is high-impedance when its CS! = 1 
or CS2 = 1 or R/W = 0, we must assure that the outputs of the memory 
are in a high-irapedance state when the CPU data bus is directed out-
wards. The CPU signals MRD and MWR can be used to form a chip select 
signal CSl for the lntersil memory. The CSl circuit is shown in Figure 
3.6 and Figure 3.5 displays the relationship of CSl to other pertinent 
CPU signals. 
The PROM for the control program consists of up to two lntersil 
IM6604 UV-erasable CMOS PROMs. A 4556 dual decoder and a 4025 NOR 
----------package are used to enable PROM when Al5•Al4•Al3•Al2•MRD occurs. 
Figure 3.7 depicts the circuitry involved. 
Scratchpad RAM consists of two IM6561 256 x 4 CMOS RAMs decoded 
via parts of a 4556 and 4025. Figure 3.8 shows the circuitry involved. 
Table 3.3 lists the parts required for the CPU and Control Board. 
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TABLE 3.3 
PARTS LIST--CPU AND CONTROL BOARD 
1 CDP1802D microprocessor (ICl) 
1 CDP1852D 8-bit input/output port (IC2) 
2 4027B dual J-K flip-flop (IC3,4) 
1 4081B quad 2-input AND gate (IC5) 
1 IM6604 UV-erasable CMOS PROM (IC6) 
1 4556B dual l-of-4 decoder (IC8) 
1 4025B triple 3-input NOR gate (IC9) 
2 IM6561I 256 x 4 CMOS RAM (ICl0,11) 
1 2.097152 MHz crystal 
1 500K/l,;w resistor 
4 lM/l.;w resistor 
1 lM - 22M/l,;w resistor (R - see text) 
2 
3 
2 
3 
1 
2 
2 
14-pin low-profile IC socket 
16-pin low-profile IC socket 
18-pin low-profile IC socket 
24-pin low-profile IC socket 
40-pin low-profile IC socket 
20 pF ceramic capacitor 
0.1 µF ceramic capacitor 
1 100 µF/lOV electrolytic capacitor 
1 4'," x 4'," double-sided glass-epoxy printed circuit board 
3.3 The Memory Board 
The Memory Board for the prototype rain gage is designed to contain 
1024 8-bit words of CMOS RAM and jumper-selectable address decoding. 
Multiple RAM boards, for a total of up to 3K words, can be used without 
incorporating additional decoding circuitry. Figures 3.9 and 3.10 give 
the schematic of the memory and decoding circuitry, which uses the 
Intersil IM6561 256 x 4 RAM and a 4556 decoder. Address decoding con-
nections for enabling different blocks of memory are given in Table 3.4 
and a parts list is provided as Table 3.5. 
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TABLE 3.4 
CONNECTIONS FOR RAM ADDRESS DECODING 
Connect SELl to Al4 
Connect: 
- -SEL2 to AlO; SEL3 to All; BLK to El 
SEL2 to AlO; SEL3 to All; BLK to E3 
-- -- --SEL2 to All; SEL3 to AlO; BLK to E2 
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RAM Board is Enabled On: 
A14•All•Al0 (4000 - 43FF) 
A14•All•A10 (4400 - 47FF) 
Al4•All•Al0 (4800 - 4BFF) 
TABLE 3.5 
PARTS LIST--MEIIORY BOARD 
8 IM6561I 256 x 4 CMOS RAM (ICl - ICB) 
1 4556B dual l-of-4 decoder (IC9) 
1 16-pin low-profile IC socket 
8 18-pin low-profile IC socket 
2 0.1 µF ceramic capacitor 
1 100 µF/lOV electrolytic capacitor 
1 41211 x 41," double-sided printed circuit board 
As was stated earlier, the RCA CD1822SD 256 x 4 CMOS RAM has con-
trol signals which are directly compatible with the 1802 signals. 
However, cost per bit is double that of the Intetsil memory and package 
size is greater. Additionally, typical device dissipation for the 
Intersil RAM is approximately 1/100 that of the RCA RAM. Other CMOS 
RAMs such as the Intel 5101 have a limited supply voltage range and 
relatively large power consumption. Thus, at this point in time, the 
Intersil CMOS seems the most reasonable choice for low-power read/write 
memory. 
3.4 The Clock and Interface Board 
The final board contains circuitry that makes up the clock and 
interrogator interface. In addition, power-on and external reset cir-
cuitry is included on this board. 
The clock used as a time base consists of a 4521B 24-stage binary 
counter and two 4040 12-stage binary counters in cascade. This time 
21 base is driven by the 2.097152 MHz system clock. Divided by 2 , the 
2.097152 MHz clock yields a 1 Hz signal. Additional stages divide the 
clock further. The µP interrogates the clock via three 1852s configured 
as input ports. The low-order byte is read via an INP 1 instruction, 
the middle byte of the time is read via an INP 2 instruction, and the 
high-order byte is read via an INP 4 instruction. With this arrange-
ment, no further circuitry is needed for port decoding. The time base 
25 
counters are reset under program control with an OUT 3 instruction. 
The hardware to decode this instruction and generate the reset signal 
CRST include\ of a 4081 and\ of a 4013. 
Figure 3.11 depicts the time base circuitry while the reset cir-
cuitry is given in Figure 3.12. 
Interface of the gage with an interrogator is accomplished seri-
ally to keep the cabling to a minimum. Bit assembly is done in soft-
ware by the gage CPU. The interface circuitry is thus quite simple, 
consisting merely of two 2-input AND gates and appropriate protective 
resistors. The gates are enabled by the Mode switch located on the 
gage; the Q output from the 1802 is used to supply serial data from 
the gage and the EF2 line is used to accept input data. The Mode 
switch is also connected to the EFl input so that the gage can be made 
aware of the desired operating mode--"data" or "interrogate." The 
interface circuitry is shown in Figure 3.13. 
Also included on the Clock and Interface Board is circuitry for 
system reset. A system reset is accomplished on power-up and is also 
available at the gage interface port via pushbutton. This circuitry is 
shown in Figure 3.14. At reset, the 1802's I, N, and Q registers are 
reset; the IE (interrupt enable) flip-flop is set; and all zeroes are 
forced onto the data bus. Signals TPA and TPB are suppressed during 
this time. The initiation cycle for the 1802 then begins, with regis-
ters X, P, and R(O) being reset. 
3.5 Miscellaneous Connections 
This section sunmarizes the rain gage components and connections 
not contained on the three circuit boards described in the previous 
three sections. 
The input transducer for the gage is the tipping bucket and commu-
nication with the processor is accomplished through the interrupt line, 
labeled INT. The magnetic reed switch on the tipping bucket is con-
nected between GND and INT. As the bucket tips, the INT line is then 
brought to a logical "O" and the processor begins its interrupt han-
dling routine. The only caution with this arrangement is that the mag-
netic reed switch remains closed for a significant portion of one second 
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TABLE 3. 6 
PARTS LIST--CLOCK AND INTERFACE BOARD 
1 4521B 24-stage counter (ICl) 
2 4040A 12-stage counter (IC2,3) 
3 CDP1852D 8-bit input/output port (IC4 - 6) 
1 4013B D-type flip-flop (IC7) 
1 4081B quad 2-input AND gate (IC8) 
2 500K/\,w resistor 
3 lM/l.,w resistor 
2 14-pin low-profile IC socket 
3 16-pin low-profile IC socket 
3 24-pin low-profile IC socket 
1 100 µF/lOV electrolytic capacitor 
1 1 µF/lOV electrolytic capacitor 
3 0.1 µF/lOV ceramic capacitor 
1 4!,." x 4!," double-sided glass-epoxy printed circuit board 
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and thus the interrupt line must not be enabled by the software during 
this time. Although there is switch bounce, the effects are not detri-
mental. 
Power is supplied to the gage under field conditions by a 6-volt 
lead-acid battery having a 7,5 amp-hour rating. Typical power dissi-
pation for the gage with 2K of RAM is less than 10 mW at quiescence, 
so the battery listed can supply power to the gage for periods of time 
in excess of one month, 
Finally, the Mode switch and the Reset pushbutton are mounted at 
the interface port of the gage, Connections are made as shown in 
Figures 3.13 and 3.14. 
3,6 Outline of the Gage Software 
Figure 3.15 presents a basic flowchart of the rain gage program. 
Upon power-on or external reset, the mode set by the user is checked by 
the CPU. 
If in the "interrogate" mode, the gage assumes conversation with 
an interrogating device. Three basic commands can be given the gage. 
The STORE command allows the user to enter the current time into stor-
age. The gage, upon receiving the current time, resets its time-base 
counter and data corresponding to the tipping of the bucket is later 
stored as the time, in seconds, past the initial time, A COUNTER RESET 
command is available which allows the time-base counter to be reset 
without the need of entering an "initial" (or "current") time. The 
READ command initiates the output from the gage of the stored initial 
time and all stored data to the interrogator. 
When in the "data" mode, the processor idles until the bucket 
tips. When the bucket tips, the time-base counter contents are stored 
temporarily and the present count is compared to the last count stored 
in a 3-byte format. A data word is then assembled in the proper format 
and stored. 
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CONCLUSIONS AND RECOMMENDATIONS 
A laboratory prototype of a low-power microprocessor-controlled 
recording rain gage has been implemented and the hardware design has 
been discussed in this report. 
Problems with parts procurement have been encountered, preventing 
the complete implementation of a field unit. Intersil has had poor 
production yield on their 6604 CMOS UV-erasable PROM. Deliveries of 
their 6561 RAM have been delayed as well. Nevertheless, the successful 
operation of a laboratory unit demonstrates the feasibility of this 
approach. 
Cost of a field unit with 2K of 6561 RAM and 512 bytes of PROM is 
less than $400. Although this is twice the anticipated cost, many con-
siderations indicate that a substantially lower cost could be achieved 
in a production setting: 
1, Components for the prototype were purchased at single-quantity 
prices. In production quantities components would cost sub-
stantially less. 
2. 
3 The enclosure for the prototype is made of 8 -inch PVC and 
costs approximately $50. An injection-molded enclosure could 
be produced for a fraction of the cost of the PVC case. 
3. IC sockets can be eliminated in the production unit. 
4. Over one-third of the total gage cost is taken up by the 6561 
Cl!OS RAM. As RAM prices decrease, gage cost will also, 
Two basic improvements in the rain gage are recommended. First, a 
magnetic bubble memory subsystem should be used instead of the 6561 
CMOS RAM. Second, an 8-bit CMOS microprocessor with more advanced 
architecture and greater capability should be used. 
An MBM subsystem promises to offer the following advantages over 
the CMOS RAM subsystem: 
l, Low cost. Current projected cost per bit (in moderate quanti-
ties) for ~IBM is approximately one-tenth that of CMOS RAM, 
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2. High density. Present 92-kilobit MBM with associated support 
chips allows approximately five times the number of memory 
locations per unit area of printed circuit board as does rea-
sonably priced CMOS RAM. 
3. Low power. MBM power consumption in the standby mode is com-
parable to that of CMOS RAM (approximately 11 µW per bit vs. 
10 µW per bit for RCA's RAM. 
4. Nonvolatility. MBM, unlike RAM, is nonvolatile, assuring data 
retention in the event of gage power supply failure. 
5. Easy upgrading. Efforts to produce higher density 256-kilobit 
MBMs have been announced. Future redesign of the rain gage 
hardware and software would be minimal, allowing for simple 
upgrading as these higher density memories become available. 
These advantages would allow the present recording rain gage to be pro-
duced at a reduced cost, and, at the same time, provide greater storage 
capacity. 
Although the RCA CDP1802 was the only 8-bit CMOS microprocessor 
available throughout the duration of this project, announcements of 
8-bit CMOS µPs with more familiar architectures have been made. 
Intersil has announced the 87C48, which is functionally identical to 
Intel's 8748 except that it consumes only 10 mA at 5 volts while run-
ning at 6 Milz. Other 8048-like CMOS processors are discussed in [BJ. 
Motorola has recently announced [9] the 6805, a single-chip micro-
computer available in both nMOS and CMOS, which contains 2K ROM, 112 
bytes of RAM, a clock, an A/D and a D/A. This 6805 uses 58 instruc-
tions from the 6800 set. 
Finally, there are many water-related remote sensing problems 
which would benefit from low-power instrumentation similar to that 
described herein. Microprocessor-based systems allow great versatil-
ity, and the next few years will see more sophisticated processors and 
support chips. The problem that the designer will face is the same as 
the one which plagued this project--and which plagues any design rely-
ing on new technology--component availability. However, the potential 
benefits to be derived warrant the effort. 
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APPENDIX 
The following is the listing of a Z-80 cross-assembler for the RCA 
CDP1802 microprocessor. The Technical Design Labs Z-80 Relocating 
Assembler, Version 1.2 is utilized, with the 1802 instructions defined 
as macros. With this arrangement the Z-80 assembler can be used (with-
out its knowing} as an 1802 macro-assembler. The macros defining the 
1802 instructions are placed in a file and linked at assembly time to 
the file containing the 1802 code to be assembled. 
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TDL 280 RELOCATING ASSEMBLER VERSION 1,2 
• F'AI:!3; 
;SINGLE-BYTE INSTRUCTIONS 
, DEFINE Lf.lX,= 
[,BYTE OFOHJ 
,DEFINE LDXh= 
[,f<YTE 72HJ 
,DEFINE !3TXl)eec 
[,BYTE 73HJ 
, DEFINE HIX= 
[,BYTE 60HJ 
, DEFINE OJ~,~ 
[,BYTE OFJ.HJ 
,DEFINE X(m"" 
[,BYTE OF:.iH:t 
• DEFINE AND cc 
[, BYTE 01''2H J 
, DEFINE 81-mec, 
[,BYTE OFbHJ 
• DEFINE SHl'/Cecc 
[,BYTE 76HJ 
, DEFINE FWHF(c 
[,f<YTE 761-1] 
, DEFINE SHI...'" 
[,BYTE OFEHJ 
, DEF I NE SHI...Cee, 
[,BYTE 7EHJ 
, DEF INC 1~!3J-IL,ec 
[,BYTE 7EHJ 
,DEFINE AIIJ:icc 
[,BYTE OF4HJ 
, DEF I NE !)DC= 
[,BYTE 74HJ 
,DEFINE SD= 
C, I<YTE OF'.SH :J 
, DEFINE Sf.If!,= 
[,BYTE 75HJ 
,DEFINE SM,= 
[,f<YTE OF7HJ 
,DEFINE SMB" 
[,BYTE 77HJ 
,DEFINE IDL= 
[,BYTE OOHJ 
, DEFINE NOF·,0 
[,BYTE OC4HJ 
,DEFINE SEO= 
[,BYTE 7l'IHJ 
• DEl~INE l~EQcc 
[, BYTE 7t,H J 
, DEF I NE f,rVJ,c 
[,BYTE 'lfJH] 
, DlcF I NE MAFII\"" 
[,BYTE 7'lHJ 
, DEFHff FIET" 
C, BYTE 70HJ 37 
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TDL 280 RELOCATING ASSEMBLER VERSION 1,2 
,DEFINE DIS= 
[,BYTE 71HJ 
;· 
SKIP 
; 
,DEFINE SKP= 
[,BYTE 38HJ 
,DEFINE LSKP= 
[,BYTE OCBHJ 
,DEFINE LSZ= 
[,BYTE OCEHJ 
,DEFINE LSNZ= 
[,BYTE OC6HJ 
,DEFINE LSDF= 
[,BYTE OCFHJ 
,DEFINE LSNF= 
[,BYTE OC7HJ 
,DEFINE LSQ= 
[,BYTE OCDHJ 
,DEFINE LSNQ= 
[,BYTE OC5HJ 
,DEFINE LSIE= 
[,BYTE OCCHJ 
; 
iSINGLE-BYTE VARIABLE-FORMAT INSTRUCTIONS 
; 
,DEFINE LDN[NJ= 
[,BYTE OOH+NIOFHJ 
,DEFINE LDA[NJ= 
[,BYTE 40H+NIOFHJ 
,DEFINE STR[NJ= 
[,BYTE 50H+N&OFHJ 
,DEFINE INC[NJ= 
[,BYTE lOHtNIOFHJ 
,DEFINE DECLNJ= 
[,BYTE 20H+NIOFHJ 
,DEFINE GLO[NJ= 
[,BYTE 80H+N&OFHJ 
,DEFINE PLO[NJ= 
[,BYTE OAOH+NIOFHJ 
,DEFINE GHI[NJ= 
[,BYTE 90H+N&OFHJ 
,DEFINE PHI[NJ= 
[,BYTE OBOH+N&OFHJ 
,DEFINE SEP[NJ= 
[,BYTE ODOH+NIOFHJ 
,DEFINE SEX[NJ= 
[,BYTE OEOH+NIOFHJ 
,DEFINE OUT[NJ= 
[,BYTE 60HtN&07HJ 
,DEFINE INP[NJ= 
[,BYTE 68H+NI07HJ 
iTWO-BYTE INSTRUCTIONS 
; OPl~l~ATE IMMl~DIATE 
38 
PAGE 2 
TDL zao RELOCATING ASSEMBLER VERSION 1,2 
,DEFINE LDI[NJ= 
[,BYTE OF8H,NJ 
,DEFINE ORI[NJ= 
[,BYTE OF9H,NJ 
,DtFINE XRI[NJ= 
[,BYTE OFBH,NJ 
,DEFINE ANI[NJ= 
[,BYTE OFAH,NJ 
,DEFINE ADI[NJ= 
[,BYTE OFCH,NJ 
,DEFINE ADCI[NJ= 
[,BYTE 7CH,NJ 
,DEFINE SDI[NJ= 
[,BYTE OFDH,Nl 
,DEFINE SDBI[Nl= 
[,BYTE 7BH,NJ 
,DEFINE SMI[NJ= 
[,BYTE OFFH,NJ 
,DEFINE SMBI[NJ= 
[,BYTE 7FH,NJ 
; SHORT BRANCH 
; 
,DEFINE BR[NJ= 
[,BYTE 30H,NJ 
,DEFINE NBR[NJ= 
[,BYTE 38H,NJ 
,DEFINE B7[NJ= 
[,BYTE 32H,NJ 
,DEFINE BNZCNJ= 
[,BYTE 3AH,NJ 
,DEFINE BDFCNJ= 
[,BYTE 33H,NJ 
,DEFINE BPZ[NJ= 
[,BYTE 33H,NJ 
,DEFINE BGECNJ= 
[,BYTE 33H,NJ 
,DEFINE BNF[NJ= 
[,BYTE 3BH,NJ 
,DEFINE BM[NJ= 
[,BYTE 3BH,NJ 
,DEFINE BLCNJ= 
[,BYTE 3BH,NJ 
,DEFINE BO[NJ= 
[,BYTE 31H,NJ 
,DEFINE BNO[NJ= 
[,BYTE 39H,NJ 
,DEFINE Bl[NJ= 
[,BYTE 34H,NJ 
,DEFINE BNl[NJ= 
[,BYTE 3CH,NJ 
,DEFINE B2[NJ= 
[,BYTE 3SH,NJ 
,DEFINE BN2[NJ= 
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[,BYTE 3DH,NJ 
,DEFINE B3[NJ= 
[,BYTE 36H,NJ 
,DEFINE BN3[NJ= 
[,BYTE 3EH,NJ 
,DEFINE B4[NJ= 
[,BYTE 37H,NJ 
,DEFINE BN4[NJ= 
[,BYTE 3FH,NJ 
; 
;THREE-BYTE INSTRUCTIONS 
LONG BRANCH 
' 
,DEFINE LBR[NJ= 
[,BYTE OCOH,N>B,N&OFFHJ 
,DEFINE NLBRCNJ= 
[,BYTE OC8H,N>8,NIOFFHJ 
,DEFINE LBZ[NJ= 
[,BYTE OC2H,N>B,N&OFFHJ 
,DEFINE LDNZ[NJ= 
[,BYTE OCAH,N>B,NIOFFHJ 
,DEFINE LDDF[NJ= 
[,BYTE OC3H,N>8,N&OFFHJ 
,DEFINE LBNF[NJ= 
[,BYTE OCBH,N>B,N&OFFHJ 
,DEFINE LDQ[NJ= 
[,BYTE OC1H,N>8,N&OFFHJ 
,DEFINE LBNQ[NJ= 
[,BYTE OC9H,N>8,NIOFFHJ 
,SALL 
,END 
40 
PAGE 4 
